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Abstract − This paper presents two new architectures of cascade
ΣΔ modulators that, based on the use of resonation, increase
their effective resolutions compared to previously reported
topologies while presenting high robustness to non-linearities of
the amplifiers and very relaxed output swing requirements. In
addition, the use of loop filters based on Forward-Euler integra-
tors, instead of Backward-Euler integrators as proposed in ear-
lier approaches, simplifies the switched-capacitor
implementation and makes the proposed architectures very
suited for highly-linear broadband A/D conversion†1.
I. INTRODUCTION
The increasing demand for high data-rate A/D converters
for the next generation of telecom systems implemented in
nanometer CMOS technologies is motivating the exploration of
new topologies of wideband ΣΔ Modulators (ΣΔMs) [1]-[6].
Among others, the use of resonation [4] and/or unity Signal
Transfer Function (STF) [2][3] are demonstrating to be good
candidates for low-voltage implementation. On the one hand,
loop-filter resonators allow to increase the effective resolution as
compared with integrator-based noise-shaping filtering. On the
other hand, by making STF unity, the integrators ideally process
quantization error only, thus relaxing their requirements of
amplifier gain non-linearity and output swing. 
The above-mentioned strategies can be combined with cas-
cade topologies in order to increase the order of the modulator
whereas keeping stability and operating with low OverSampling
Ratio (OSR) [5][6]. However, the implementation of in-loop res-
onators requires using Backward-Euler (BE) or non-delayed
integrators which makes their Switched-Capacitor (SC) imple-
mentation more difficult.
This paper presents two novel topologies of cascade ΣΔMs
intended for high-speed and low-voltage applications. Both
modulators combine resonation techniques and unity STF. One
of them is based on local resonation whereas the other one
employs global resonation. In both cases, Forward-Euler (FE)
instead of BE integrators are used, thus circumventing the imple-
mentation problems presented in the former architectures based
on cascaded resonators. 
The paper is organized as follows. Section II provides a
background on previously reported resonation-based cascade
ΣΔM architectures, which make use of unity STF and resona-
tion. Section III describes the ΣΔ topologies proposed in this
paper. Finally, behavioral simulations are shown in Section IV
that demonstrate the benefits of the proposed architectures in
terms of effective resolution and robustness to amplifier non-lin-
earities and relaxed output swing requirements.
II. RESONATION-BASED CASCADE ΣΔM TOPOLOGIES
An efficient way to increase the resolution without penaliz-
ing the number of integrators consists of including resonators
inside the modulator loop filter. Thus, the so-called local resona-
tion technique has been used in ΣΔMs considering either sin-
gle-loop [4] or cascade topologies [5]. In both cases, this
technique allows to shift the zeroes of the Noise Transfer Func-
tion (NTF) from DC, thus distributing them in an optimum way
such that the in-band noise can be minimized [1]. 
In the case of cascade architectures, only the last stage nor-
mally uses resonation in order to reduce the complexity of the
digital cancellation logic. As an illustration, Fig. 1 shows a cas-
cade with local resonation in the last stage. This topology, orig-
inally presented in [5], takes advantage of both the unity STF of
the first stage and the feedforward path at the last one, thus
obtaining relaxed output swing requirements.
Recently, a new kind of resonation strategy, named global
resonation, has been applied to cascade ΣΔMs [6]. This new
approach, illustrated in Fig. 2 for a fourth-order cascade archi-
tecture, is obtained by feeding back the quantization error from
the last stage to the previous one. Note that this topology
achieves resonation thanks to a global path that feeds back a
scaled version of the last stage quantization error at the input of
the first stage quantizer. 
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Figure 1. Fourth-order cascade ΣΔM architecture with local resonation 
and unity STF [5].
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If a linear model is considered for the embedded quantizers,
the  of the modulators in Fig. 1 and Fig. 2 is given by:
(1)
where  stands for the inter-stage gain. Note that the zeroes of
 are a function of , whose value can be optimally cho-
sen to maximize the Signal-to-(Noise+Distortion) Ratio
(SNDR). Indeed, practical cases may lead to a resolution
increase of up to approximately 10dB [6].
Another conclusion that is derived from (1) is that increas-
ing  (to reduce the quantization noise) yields a reduction of the
feedback coefficient  (see Fig. 2). In practice, this results in
a smaller capacitor ratio, which makes the electrical implemen-
tation more difficult and prone to circuit non-idealities.
III. PROPOSED CASCADE ΣΔM ARCHITECTURES
Previously reported resonation-based ΣΔMs like those
shown in Fig. 1 and Fig. 2 require using BE or non-delayed inte-
grators, [ ], thus complicating the electri-
cal implementation. Instead, the proposed architectures use both
local and global resonation strategies and include loop filters
based on FE integrators that are more suited for implementing
SC A/D converters than previous reported topologies.
A. Proposed cascade ΣΔM with local resonation
Fig. 3 shows the proposed (I) fourth-order ΣΔM architec-
ture. This topology is a cascade architecture that implements
local resonation with only FE or delayed integrators. The price
to pay is that additional analog coefficients and a feedback path
are needed. Note that this modulator is based on the one depicted
in Fig. 1 with two modifications. The first one is the use of a sec-
ond-order single-loop FE-integrator based resonator topology,
proposed in [4], in the last stage of the cascade. On the other
hand, the use of unity STF at the first stage allows feeding the
second stage with only one branch [3][7].
B. Proposed cascade ΣΔM with global resonation
Fig. 4 shows the second proposed topology, that makes use
of unity STF at every stage whereas resonates through a feed-
back path from the last stage to the previous one, i.e. using global
resonation. 
However, as a consequence of using FE integrators, a scaled
addition of the delayed last-stage quantization error is required
at the input of the 1st-stage quantizer. Nevertheless, in order to
overcome the implementation of the extra analog delay in Fig. 4
—and an additional inter-stage Digital-to-Analog Converter
(DAC), marked with ⊗ for clarity, that provides the last-stage
quantization error to the first stage—, a more efficient mode to
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Figure 2. Fourth-order cascade ΣΔM with global resonation [6].
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Figure 4. A first approach to the proposed (II) cascade with 
global resonation topology.
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realize the global resonation with unity STFs stages is described
below. Indeed, analysing the linearized Z-transform of Fig. 4,
the delayed quantization error of the last stage can be directly
obtained as
(2)
This modification results in the architecture depicted in
Fig. 5. Note that, in addition to avoiding the use of both an extra
analog delay and an inter-stage DAC, the ΣΔM in Fig. 5 requires
only one analog coefficient ( ) to make the resonation, instead
of the three coefficients [ ,  and ] in Fig. 3,
which simplifies the electrical implementation and reduces the
sensitivity to circuit non-idealities.
IV. SIMULATION RESULTS
In order to compare the performance of the proposed ΣΔM
architectures (Fig. 3 and Fig. 5), several behavioral simulations
has been done using SIMSIDES, a Simulink-based time-domain
simulator for ΣΔ modulators [8]. All topologies operate with
4-bit internal quantizers, an inter-stage gain ( ) of 1, a 1-V ref-
erence voltage and a very reduced oversampling ratio of 4. In
addition, all the following simulations include  noise sam-
pled by 0.25-pF capacitors at the first integrator. Also, the
embedded DACs are assumed to be linear.
As an illustration, Fig. 6 compares the effect of resonation
on the output spectrum of the proposed topologies to that of a
traditional 2-2 cascade (MASH), for a -6dB Full Scale (dBFS)
input level. Note that, thanks to the resonation, a notch —clearly
visible in Fig. 6a— is produced close to the bandwidth in the
proposed topologies.
The rounded optimal feedback coefficient that causes the
resonation in the topologies depicted in Fig. 3 and Fig. 5 is
, resulting in a shift of two zeroes of the  from 0
to . Because of this optimum distribution of the
 zeroes, the in-band noise is minimized. This is better illus-
trated in Fig. 7, where the SNDR is represented versus the input
amplitude. In this example the use of resonation increases the
resolution of the proposed architectures by roughly 10.5dB
within the whole input range compared to a traditional cascade.
Another advantage of the proposed architectures comes
from the use of unity STFs, yielding to the subsequent reduction
of the amplifiers’ output swing. This is illustrated in Fig. 8 by
plotting the histograms of the integrator outputs in the architec-
tures proposed in this work and those corresponding to Fig. 2. In
addition, a classical cascade 2-2 architecture is also included in
the comparison for the sake of completeness. Note that the out-
put swing requirements of the proposed topologies —only
0.15V for the 1st and 3rd amplifiers; and 0.1V for the 2nd and
4th ones— are smaller than the ones for the modulator of Fig. 2
and for the traditional cascade. This is translated into a better lin-
earity of the proposed architectures.
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Figure 5. Proposed (II) cascade ΣΔM with global resonation.
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Figure 6. Modulator spectrum: (a) with and (b) without resonation.
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The latter is illustrated in Fig. 9 by plotting the effect of
amplifier gain non-linearity on the SNDR. In this simulation, a
finite gain of 55dB is considered for all the amplifiers, while the
gain second-order non-linearity of the first stage amplifiers is
varied. Note that, compared with classical cascade architectures,
the presented ΣΔMs have much better linearity performance.
CONCLUSIONS
Two novel topologies of cascade ΣΔMs have been pre-
sented. They combine a resonation-based loop filter with a unity
STF to achieve very reduced output swing requirements for the
amplifiers, whereas increasing the modulator resolution and its
robustness with respect to non-linearities as compared to previ-
ous approaches. These characteristics make the proposed modu-
lators very appropriate for the implementation of low-voltage
wideband A/D conversion.
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Figure 7. SNDR versus input amplitude.
Input Amplitude (dBFS)
S
N
D
R
 (d
B
)
–40 –35 –30 –25 –20 –15 –10 –5 0 5
0
10
20
30
40
50
60
70
Proposed (I) and (II)
MASH
Figure 8. Output swing requirements for the amplifiers of:
a) Traditional MASH, b) Global resonation structure in Fig. 2, 
and c) Proposed (I) and (II) modulators (-6dBFS input level).
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Figure 9. Effect of amplifier non-linearities on the SDNR
(-6dBFS input level).
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